Local cover image
Image from Google Jackets
Switch-Level timing simulation of MOS VLSI circuits ; Vasant B. Rao, David V. Overhauser, Timothy N.Trick
Language: Engleză.Country: United States.Publication: Boston : Kluwer Academic Publishers, 1989Description: x, 210 p.ISBN: 0-89838-302-1.Series: The Kluwer international series in engineering and computer scienceBibliography: References : P.193 - 204 Index : P. 205 - 208.Subject - Topical Name: Circuite integrate -- Integrarea scară foarte mare -- Simularea pe calculator List(s) this item appears in: Carte în limba engleză| Cover image | Item type | Current library | Home library | Collection | Shelving location | Call number | Materials specified | Vol info | URL | Copy number | Status | Notes | Date due | Barcode | Item holds | Item hold queue priority | Course reserves | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Cărți și manuscrise
|
Biblioteca Centrala | MN | 621 S98 (Browse shelf(Opens below)) | Available | SC13100714 |
Total holds: 0
References : P.193 - 204
Index : P. 205 - 208
There are no comments on this title.
Log in to your account to post a comment.
Click on an image to view it in the image viewer